🏢 Wipro

ELITE_VLSI

💼 Fulltime 🎓 2026 Batch 📍 Bengaluru, Karnataka
💰 Salary
4.5 LPA
📍 Location
Bengaluru, Karnataka
⏳ Deadline
30 Nov 2026
👍
Jobdexo Rating: Good
Good opportunity with decent prospects for freshers.
💰 Salary Insights
4.5 LPA
📊 View Detailed Salary Insights ↗
🛠 Skills Required
Verilog VHDL SystemVerilog C C++ Python basic digital design concepts unit testing Git Linux command line documentation teamwork communication
🎤 Interview Experience
Wipro's interview process generally consists of an online aptitude test followed by a technical interview focusing on VLSI fundamentals, coding, and problem‑solving. The HR round assesses cultural fit and communication skills. Candidates report moderate difficulty, with emphasis on clear logical reasoning and basic coding proficiency. Preparing with placement papers and practicing coding on platforms like LeetCode helps improve success rates.
🏢 Work Culture
Wipro promotes a collaborative and inclusive work culture where employees are encouraged to innovate and grow. The company offers structured learning pathways, mentorship programs, and a balanced work‑life environment, allowing freshers to develop both technical and soft skills.
🎯

Don't miss this opportunity!

Apply before 30 Nov 2026 — only 61 days left

🚨 NEW HIRING ALERT
39 hours ago
⚡ Freshers Data Analyst Airtel Mass Hiring
Just dropped, minutes old. Apply now — early birds boost their shot by up to 85%
💰 Salary
8 LPA
🏢 Company
Airtel
📅 Last Date30 Oct 2026
📍 LocationPan India
⚡ Apply Now Before Others →

Creator Pick · Promoted by Creator

✅ Eligibility Criteria
Bachelor's degree (B.Tech/B.E.) or Master's (M.Tech/M.E.) in Computer Science, Electronics, Electrical, or related engineering streams; minimum 60% aggregate (or CGPA 6.0/10); no active backlogs at the time of application; graduating batch 2025 or 2026; Indian citizenship (or NRI/OCI eligible to work in India).
🎯

Don't miss this opportunity!

Apply before 30 Nov 2026 — only 61 days left

🚨 NEW HIRING ALERT
39 hours ago
⚡ Freshers Data Analyst Airtel Mass Hiring
Just dropped, minutes old. Apply now — early birds boost their shot by up to 85%
💰 Salary
8 LPA
🏢 Company
Airtel
📅 Last Date30 Oct 2026
📍 LocationPan India
⚡ Apply Now Before Others →

Creator Pick · Promoted by Creator

🏆 Selection Process
Round 1: Online Assessment (aptitude + basic coding) → Round 2: Technical Interview (VLSI fundamentals, coding, problem solving) → Round 3: HR Interview (fitment, motivations, EEO policies)
📋 About the Role
Wipro Limited, a Fortune‑500 IT services giant, has been a cornerstone of India’s technology ecosystem for over seven decades. With a presence in more than 50 countries, Wipro delivers end‑to‑end digital, consulting, and engineering services to Fortune‑500 clients across industries such as banking, healthcare, manufacturing, and telecommunications. The company’s strong focus on sustainability, innovation, and inclusive culture makes it a preferred employer for fresh talent seeking a global platform to launch their careers. The ELITE_VLSI role is an entry‑level position designed for recent graduates who are eager to start their journey in semiconductor and VLSI design. As a junior member of the VLSI development team, you will work under the close guidance of senior developers, assisting in coding, configuration, unit testing, and documentation of basic design tasks. This role offers hands‑on exposure to real‑world projects, enabling you to translate academic concepts into practical solutions while learning industry‑standard tools and methodologies. **Key Responsibilities** 1. Assist senior developers in writing and debugging VLSI code using Verilog/VHDL under supervision. 2. Perform unit testing for assigned modules, validate expected outcomes, and record results in predefined formats. 3. Document coding logic, test procedures, and results for traceability and future reference. 4. Participate in configuration management activities, ensuring code versions are correctly maintained. 5. Collaborate with cross‑functional stakeholders to clarify requirements and provide status updates. 6. Support the preparation of design review decks and technical documentation. 7. Identify and report defects early, contributing to continuous improvement of the development cycle. 8. Follow coding standards, best practices, and quality guidelines set by the VLSI team. 9. Attend knowledge‑sharing sessions and training workshops organized by Wipro. 10. Contribute ideas for process automation and efficiency enhancements. **Tech Stack**: Verilog, VHDL, SystemVerilog, Synopsys Design Compiler, ModelSim, Python for scripting, Git for version control, and basic Linux command line. **Growth Path**: Successful performers can progress to VLSI Engineer, Senior Engineer, and eventually to Design Lead or Architecture roles within 3‑5 years, with opportunities to work on cutting‑edge ASIC/FPGA projects for global clients. **Why Join Wipro?** Wipro offers a structured onboarding program, mentorship from industry veterans, and a culture that encourages continuous learning. Freshers benefit from exposure to large‑scale projects, global best practices, and a supportive environment that values diversity and inclusion. The company’s commitment to employee well‑being, flexible work arrangements, and robust learning platforms make it an ideal launchpad for a long‑term technology career.
🎯

Don't miss this opportunity!

Apply before 30 Nov 2026 — only 61 days left

✅ Apply on Official Website →
📤 Share this Job
📋 Quick Info
JOB ID
C005-J251
POSTED
-7425s ago
TYPE
Fulltime
BATCH
2026
⚠️ Disclaimer: This listing is indexed from public sources and may include creator-submitted or AI-generated details such as salary, interview, work culture, eligibility, and study materials. These details may be inaccurate or outdated. Company names and trademarks belong to their respective owners, and Jobdexo is not affiliated with or endorsed by the hiring company or linked third-party sites. Always verify all details on the official company website before applying. We never charge any fee for job applications. Found something suspicious? Report here →  |  Read full disclaimer